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Abstract—The most commonly used pixel structure in 
integrated circuit technologies is the three-transistor pixel 
structure (3-T). This structure consists of a pixel, a reset transistor, 
a source follower and a pixel select transistor. An extension to this 
is the 4-T pixel structure where an extra transistor is included to 
enable current steering in the readout phase and reset phase. This 
greatly reduces current consumption compared to the 
conventional 3-T pixel structure. Simulation results depicting this 
optimization is provided to support the technical contribution of 
this paper. 
 
Index Terms — CMOS technology, Active pixel sensors, 
threshold voltage, current, photonic integrated circuits, dark 
current. 
I. INTRODUCTION 
Charged coupled devices (CCD), in the application of 
imaging, exhibits excellent performance in terms of dynamic 
range, sensitivity and noise performance. However this 
technology lacks integration capability with silicon electronics.  
Integrated circuit (IC) technology presents attractive features 
to detector development, such as repeatability and rapid 
prototyping.   
There are several sources of noise in detectors, ranging from 
thermal noise to on-chip switching noise when using IC 
technology. CCD has reduced on-chip switching noise, in 
comparison to IC technology, owing to the movement of 
photons from the pixel to the outside of the chip, where all the 
post-processing takes place, without any conversion or 
“latches” being used. The photon-to-electron-to-voltage 
conversion takes place off-chip. This conversion process takes 
place on the chip itself in the case of an IC. This limits the 
performance of IC detectors because of the decrease in signal-
to-noise ratio (SNR) of the detector, which is a major 
disadvantage – it reduces the dynamic range and sensitivity of 
detectors, which are the most important parameters concerning 
detector developers. 
In this paper, which builds on a previous conference 
publication [1], a summary of the different types of noise 
inherent to IC detectors and different methods to reduce these 
noise currents will be presented as a basis for the work. Of these 
methods, the double gate device concept is selected and 
simulated for the 4-T current-mediated pixel structure [2] [3] 
[4]. This structure is given in Fig. 1 
 
 
Fig. 1: 4-T Pixel structure  
 
Thereafter these noise results will be compared to a previous 
conference publication where the 3-T pixel structure was 
presented with the double gate device concept implemented [1]. 
It is not possible simply to increase the number of components 
(e.g. the addition of the extra transistor to implement the double 
gate concept) without compromising other parameters, such as 
fill-factor. These trade-offs will be taken into account in this 
work. 
A novel method of optimising 3-T voltage mode pixel circuits 
have been documented where the different voltage points have 
been simulated for a specific set of parameters [5]. The same 
concept will be followed for this work.  
The kTC noise inherent to detectors is the determining factor 
with regard to the operating temperature. The operating 
temperature also affects the dark current of the detectors. 
Uncooled detectors are selected for this work, since cryogenic 
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 cooling is very expensive, maintenance-intensive, and uncooled 
detectors have lower power consumption. A summary of typical 
operating temperatures of detector materials used in IC 
technology will be presented. Mercury cadmium telluride 
exhibits the best noise performance but it requires cooling. 
However, silicon (Si) or silicon germanium (SiGe) materials 
exhibit relatively good noise performance in comparison to 
other materials, yet requires no cooling.  
II. EFFECT OF NOISE IN DETECTORS 
   Several contributors to noise exist in IC detectors. These 
contributors range from flicker noise to shot noise to fixed 
pattern noise (FPN). Among all the different methods to reduce 
noise, reducing readout noise has the greatest impact on 
detector performance [1]. In [1], published noise values are 
provided.  
   The use of SiGe heterojunction bipolar transistors (HBT) will 
reduce noise generated when used as a pixel because of the 
lower base resistance and increased speed [6]. The overall SNR 
increases owing to the increased gain.    
   Thermal and flicker noise are heavily dependent on 
transconductance and drain current. Both of these are heavily 
dependent on the aspect ratio. By altering the aspect ratio, one 
can tune or optimize the detector noise content. It is for this 
reason that the aspect ratio is varied to determine the noise 
output.  
   Dark current inhibits the performance of detectors since the 
induced photon current must be larger than the dark current. By 
decreasing the operating temperature, dark current can be 
reduced [7]. Uncooled detectors have received significant 
attention because of their simpler integration and operating 
conditions [8].   
III. VELOCITY SATURATION 
Velocity saturation causes deviations in measured data [9]. 
This can be modelled by inserting a resistor in series with the 
source of the metal-oxide-semiconductor (MOS) device. Fig. 2 
depicts the placement of this resistor, Rsx. 
 
Fig. 2: Resistor used to model velocity saturation in a normal 
transistor circuit [10]. 
 
As shown in Fig. 2, the resistor is in series with the source. 
The value of this resistor changes as the width of the transistor 
changes, which is given in (1).  
 
𝑅𝑠𝑥 =
1 ∗ 104
𝜇𝑛 ∗ 𝐶𝑜𝑥 ∗ 𝑊 ∗ 𝜀𝑐
                           (1)
 
where µn is the mobility of the electrons (m2 V − s⁄ ) 
 Cox is the oxide thickness (fF µm2⁄ ) 
 W is the width of the transistor (µm) 
 εc is the critical electrical field (V cm⁄ ). 
 
   Parameter extraction was performed to determine Rsx. For a 
MOS device operating in the triode region, the value of Rsx can 
be calculated using (2). 
 
𝑅𝑠𝑥 =
𝐿
𝑉𝐷𝑆 × 𝑘 × 𝑊
−
𝑉𝐷𝑆 − 2 × 𝑉𝑇
2 × 𝐼𝐷
                (2)
where k = µn × Cox. For a MOS device operating in the linear 
region, the value of Rsx can be calculated using (3). 
 
𝑅𝑠𝑥 =  
𝑉𝐺𝑆 − 𝑉𝑇
2 × 𝐼𝐷
−
𝐿
𝑘 × 𝑊 × (𝑉𝐺𝑆 − 𝑉𝑇)
             (3)
   As seen in (1) – (3), the value of Rsx is proportional to W and 
VDS. The physical reason for this is that the carrier velocity is 
proportional to the applied voltage, VDS of the transistor. 
IV. BASIC PIXEL OPERATION 
As shown in Fig. 1, the actual pixel element is a reversed 
biased diode. The main function of this diode is to block any 
current flowing from the supply under no illumination. 
Practically, this is not possible. There will be some leakage 
current flowing, which is commonly known as the dark current 
[11]. 
The current flow that occurs when a pixel is illuminated is 
known as the photon generated current, which is given by (4). 
 
𝑖𝑃𝐻 =  𝜂 ∗ 𝑒 ∗ 𝛷 ∗ 𝐴                               (4) 
 
where η is the quantum efficiency, e is the charge of an 
electron (C), Φ is the photon flux density (electrons/cm2 − s) 
and A is the junction area (µm2).  
There are two modes of operation for the current-mediated 4-
T pixel structure. In the reset mode, the VSEL port is ON and the 
VRESET port is ON. In this case the output current is given as 
follows 
𝐼𝑂𝑈𝑇 = 𝐼𝑅𝐸𝐹 − 𝐼𝐷2 − 𝐼𝐷3                         (5) 
 
    The second mode is the readout mode where the VSEL is ON 
and the VRESET is OFF. In this case the output current is given as 
follows 
𝐼𝑂𝑈𝑇 = 𝐼𝐷3                                       (6) 
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V. DETECTOR OPERATION 
 
A previous publication is used as the basis for the discussion 
in this section [5]. Transistor M1 operates in the triode region of 
operation. The gate is connected to the reset pin. When the reset 
pin is HIGH, the source voltage of M1 is given as follows: 
 
𝑉𝑆1 = 𝑉𝐷1 − 𝑉𝑇1 − 𝑖𝑃𝐻𝑅𝑆𝑋1 − √𝑉𝑇1
2 +
2𝑖𝑃𝐻𝐿1
𝑘1𝑊1
      (7) 
 
When the reset pin is low, VD1 is given as  
 
𝑉𝐷1 = 𝑉𝑇1 + 𝑖𝑃𝐻𝑅𝑆𝑋1 + √𝑉𝑇1
2 +
2𝑖𝑃𝐻𝐿1
𝑘1𝑊1
           (8) 
 
 
For transistor M2, when VSEL is OFF, the pixel is not selected 
due to M2, which is in the cutoff region of operation. When VSEL 
is ON, VS2 is given as: 
 
𝑉𝑆2 = 𝑉𝐷2 − 𝑉𝑇2 − 𝐼𝐷2𝑅𝑆𝑋2 − √𝑉𝑇2
2 +
2𝐼𝐷2𝐿2
𝑘2𝑊2
       (9) 
Since VD2 = VOUT, (9) with rearranging changes to 
 
𝑉𝑂𝑈𝑇 = 𝑉𝑆2 + 𝑉𝑇2 + 𝐼𝐷2𝑅𝑆𝑋2 + √𝑉𝑇2
2 +
2𝐼𝐷2𝐿2
𝑘2𝑊2
      (10) 
Transistor M3 operates in the same region of operation as M2. 
Thus output voltage w.r.t. M3 is given as:  
 
𝑉𝑂𝑈𝑇 = 𝑉𝑆3 + 𝑉𝑇3 + 𝐼𝐷3𝑅𝑆𝑋3 + √𝑉𝑇3
2 +
2𝐼𝐷3𝐿3
𝑘3𝑊3
       (11) 
For transistor M4, M1 will have a significant influence. This 
also includes the photon-generated current. If short-channel 
devices are chosen, ID4 is thus given by 
 
𝐼𝐷4 =
𝑘4
2 [1 + 𝑘4
𝑊4
𝐿4
𝑅𝑆𝑋4𝑉𝑂𝑉4]
𝑊4
𝐿4
𝑉𝑂𝑉4
2           (12) 
where 𝑉𝑂𝑈𝑇4 = 𝑉𝑇4 + 𝑉𝐷4 − 𝑉𝐺4. 
 
Since VG4 = VS1, VG4 is given as 
𝑉𝐺4 = 𝑉𝐷1 − 𝑉𝑇1 − 𝑖𝑃𝐻𝑅𝑆𝑋1 − √𝑉𝑇1
2 +
2𝑖𝑃𝐻𝐿1
𝑘1𝑊1
     (13) 
 If long-channel devices are chosen, ID4 reduces to: 
𝐼𝐷4 =
𝑘4
2
𝑊4
𝐿4
𝑉𝑂𝑉4
2                            (14) 
 
Several factors that influence the analysis in [5] also 
influence the detector discussed in this paper.  
 
VI. EFFECT OF DOUBLE GATE DEVICES 
Double gate devices are used to reduce noise content. This is 
done by connecting the gates of two MOS field effect 
transistors (MOSFETs) to effectively double the oxide 
capacitance (COX). This increase in capacitance effects each 
MOSFET. There are several methods to implement double gate 
devices. Some methods are difficult to implement in CMOS 
technologies. For this work, the chosen double gate MOSFET 
configuration is given in [1] 
 
 
 
   Since 𝑘 = µ𝑛𝐶𝑜𝑥, the source voltage of M1, as a result of this 
configuration, becomes: 
 
𝑉𝑆1 = 𝑉𝐷1 − 𝑉𝑇1 − 𝑖𝑃𝐻𝑅𝑆𝑋1 − √𝑉𝑇1
2 +
𝑖𝑃𝐻𝐿1
𝑘1𝑊1
       (15) 
When the reset pin is low: 
 
𝑉𝐷1 = 𝑉𝑇1 + 𝑖𝑃𝐻𝑅𝑆𝑋1 + √𝑉𝑇1
2 +
𝑖𝑃𝐻𝐿1
𝑘1𝑊1
             (16) 
 
 
For transistor M2: 
 
𝑉𝑂𝑈𝑇 = 𝑉𝑆2 + 𝑉𝑇2 + 𝐼𝐷2𝑅𝑆𝑋2 + √𝑉𝑇2
2 +
𝐼𝐷2𝐿2
𝑘2𝑊2
      (17) 
Again (17) holds for M3. 
 
For transistor M4, ID4 becomes: 
 
𝐼𝐷4 =
2𝑘4
2 [1 + 2𝑘4
𝑊4
𝐿4
𝑅𝑆𝑋4𝑉𝑂𝑉4]
𝑊4
𝐿4
𝑉𝑂𝑉4
2         (18) 
 VII. SIMULATION RESULTS 
The mathematical equations were plotted in MATLAB. 
While the MATLAB plots do not include any parasitic 
components, the same is not true for simulations done using 
Cadence Virtuoso. The simulation results are based on the 
process design kit (PDK) allowing inclusion of relevant non-
ideal parasitic values. Parameters such as the VT, VDD and k 
values were taken from the PDK; however, this is not repeated 
here due to a non-disclosure agreement (NDA) with the 
foundry.  This is a 3.3 V process. 
The typical photon-induced current in CMOS pixel 
technology, with a high fill factor, is in the nA range. 
The simulation given in Fig. 3 shows the source voltage of 
M1 for different widths of M1 when sweeping the photon-
induced current. 
 
Fig. 3: Source voltage of M1 vs. photon-generated current for 
various transistor widths. 
 
As shown in Fig. 3, the source voltage increases as the aspect 
ratio increases. When velocity saturation is taken into account, 
since the length is taken as 1 µm, the source voltage is slightly 
lower. The actual output is expected to be between these two 
graphs.  
 
    The source voltage is then fed into M4’s gate voltage to 
regulate the current flow through M4. This drain voltage (VD1) 
regulates the source voltage of M2. Together with the VSEL pin 
connected to the gate of M2, the current through M2 is regulated. 
There is, however, one requirement here, which is the allowed 
limit of current flow must be more than the current through M1. 
Errors will occur in the read-out phase if this limit is too small.  
 
    To illustrate the effect the aspect ratio has on the source 
voltage of M2, (9) is plotted in Fig. 4. 
 
 
 
 
Fig. 4: Source voltage of M2 vs. photon-induced current for 
various transistor widths. 
 
In Fig. 4, the source voltage is shown for various transistor 
widths. This is plotted versus induced photon current, the lower 
limit of the allowed current flow to eliminate possible captured 
radiation errors. In reset mode, this current will flow through to 
the output line, whereas in readout mode this current will not 
reach the output port since M2 is in cutoff and acts as a large 
resistor blocking the flow of current. 
 
When the detector is in readout or in reset phase, current will 
be flowing through M3 and M4. However since M2 is in cutoff 
when in readout mode, the current flow through M1 will 
regulate the gate voltage of M4.  
 
For M3, the mode of operation will be the same as with M2 
since the gates and drains are connected. The source voltage 
will differ in this case, but not so much that it will change the 
mode of operation. The minimum current flow here again 
should be more than the current flow through the pixel. 
Therefore this is chosen as the lower limit and simulated 
accordingly. Consequently the simulation results are exactly the 
same as with M2 and are shown in Fig. 4. 
 
The last transistor is M4. The regulator in this case is the gate 
voltage, which is connected to the source of M1. Using the same 
argument as with transistor M2 in [5], the drain current with 
respect to gate voltage is given in Figs. 5, 6 and 7. 
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Fig. 5: Drain current of M4 versus gate voltage for W=4 µm. 
 
 
Fig. 6: Drain current of M4 versus gate voltage for W=2 µm. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 7: Drain current of M4 versus gate voltage for W=1 µm 
 
   In all three cases for M4’s gate voltage, the drain current 
through the MOSFET increases as the gate voltage increases. 
The current flow is around 40 µA, 20 µA and 2 µA for W = 4 
µm, 2 µm and 1 µm respectively. This provides a realistic 
indication of current levels that can flow for the given set of 
specifications. This is, however, without the inclusion of 
velocity saturation. Since the velocity saturation “resistor” 
includes the drain current, it will be difficult to isolate the gate 
voltage and drain current to simulate alone. Therefore the gate 
voltage is assumed as constant and then the velocity saturation 
“resistor” is simulated versus the drain current in Fig. 8. 
 
 
Fig. 8: Velocity saturation “resistor” versus drain current of M4   
 
In Fig. 8, the velocity saturation “resistor” versus the drain 
current of M4 is shown for various transistor widths. For drain 
currents below 5 µA, the transistor widths do not make a 
significant difference in the velocity saturation “resistor” value. 
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 Above 5 µA, the widths have a significant influence on this 
“resistor” value and will therefore influence other voltage 
points around transistor M4. This is a critical design point for 
these detectors.  
VIII. CONCLUSION 
A novel method of designing 4-T pixel circuitry for a current-
mediated detector has been conceptualised and evaluated using 
simulations. For this paper, the effect of velocity saturation was 
included; however, by including other non-ideal effects such as 
noise and short-channel effects due to electron drift and 
threshold voltage modifications, this error can be reduced 
further in a future contribution.  
By choosing the aspect ratio of the different transistors, the 
different voltages and currents can be accurately calculated 
with the equations derived in this paper. Transistors M2 and 
M3’s width must be chosen large enough to accommodate all 
the current flowing through M1 and M4. For the given 
parameters, M1, M2, M3 and M4’s width is preferred to be large. 
The fill factor should be taken into account at all times. 
The method introduced in this paper reduces FPN [12]. Much 
the same method can also be used in the voltage mode detector.  
    Possible future work as a result from this article is the 
implementation of a set of parameters to determine noise 
content of a specific detector design and implement accordingly   
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